57) ABSTRACT
A semiconductor integrated circuit device comprising a negative differential resistance element, such as an RHET and RBT, and a field effect transistor, such as an SBFET and heterojunction type FET, which are formed on the same semiconductor substrate, a base layer of the negative differential resistance element and a channel layer of the field effect transistor being formed on the same epitaxial layer, and the same con ductive material is used to simultaneously form an emit ter electrode and a gate. A monolithic integration of both the element and transistor can be achieved both rationally and easily. 
( FET) p-N- Fig. 12 The present invention relates to a semiconductor device, and more particularly, to a semiconductor inte grated circuit device comprising a field effect transistor (FET) and a negative differential resistance element, such as a resonant tunneling hot electron transistor (RHET) and a resonant tunneling bipolar transistor (RBT), which are monolithically integrated, and a method of producing the same.
Recently, much research has been made into semi conductor devices provided with novel functions by using heterojunctions of compound semiconductor lay ers, especially, a resonant tunneling barrier structure. The negative differential resistance elements have the functions described below, and further development of the circuits including these elements is expected. The emitter barrier layer 25 between the emitter and 50 base of the RHET has a resonant tunneling barrier structure having a quantum well, in which the GaAs well layer 25b is sandwiched between the AlGaAs bar rier layers 25a and 25c, and electron energy levels in the quantum well correspond to the discrete values, i.e., When the base voltage VBE is smaller or larger than 2Ei/q, it does not meet the conditions for producing resonance tunneling, and an amount of electrons in jected into the base 24, i.e., the collector current, is decreased. Therefore, as shown in FIG. 2 in which an example of an emitter ground collector current mea sured at a temperature of 77' K is shown, the collector current has a peak value at a certain value (VP) of the base voltage VBE.
In consequence, an inverter gate using the RHET shows the differential negative resistance characteristics whereby an output is decreased, has a lowest value, and thereafter is increased together with the increase in an input voltage VBE. For example, a 2-input exclusive NOR gate having the following logic mechanism can be constituted with one RHET and three resistance ele ments, as shown in FIG. 3 , although 7 or 8 elements are necessary if transistors are used. C 0. 0 in addition to the above-mentioned RHET, the nega tive differential resistance element may be, for example, an RBT having an n-p-n bipolar transistor structure in which the base layer is p-type. The use of these negative differential resistance elements enables functional ef fects such as a decrease in the number of elements in a logic circuit, a curtailment of time lags, and the like to be obtained. Therefore, where a desired logic circuit is constituted, it is necessary to mono-lithically integrated a transistor (e.g. FET) having a usual switching mecha nism with the differential negative resistance element.
However, the differential negative resistance element is entirely different from an FET in the constitution of a semiconductor multilayer structure, and therefore, the constitution of the semiconductor multilayer structure and the method of producing same are problems in the process of monolithic integration.
SUMMARY OF THE INVENTION
An object of the present invention is to solve the above problems.
Another object of the present invention is to provide a monolithically integrated circuit device comprising a negative differential resistance element and an FET, and a method of easily producing same.
These and other objects of the present invention are attained by providing a semiconductor integrated cir cuit device comprising a negative differential resistance element and a field effect transistor which are formed on the same semiconductor substrate, a base layer of said negative differential resistance element and a chan nel layer of said field effect transistor being formed as a same epitaxial layer.
The proposed semiconductor integrated circuit de vice is realized in accordance with the present invention by a method comprising the steps of epitaxially grow ing semiconductor layers on said semiconductor sub strate; selectively removing portions of said semicon ductor layers; using the same conductive material to simultaneously form an emitter electrode of said nega 5, 294, 566 3. tive differential resistance element coming into ohmic contact with the top layer of said semiconductor layers in the unremoved region and a gate electrode of said field effect transistor coming into Schottky contact with one of said semiconductor layers exposed by said 5 selective removal; and using another same conductive material to simultaneously form a base electrode of said negative differential resistance element and a source electrode and a drain electrode of said field effect tran sistor coming into ohmic contact with said exposed layer of said semiconductor layers.
In the semiconductor integrated circuit according to the present invention, the base layer in the semiconduc tor layers epitaxially grown on the semiconductor sub strate for providing the negative differential element, is used as the channel layer of the FET.
According to the present invention, a top layer of the epitaxially grown semiconductor layers is given a com position and an impurity concentration suitable for ohmic contact, the semiconductor layers are selectively removed by etching to exposed a semiconductor layer thereof suitable for a Schottky contact, and a conduc tive material is deposited on the top layer and the ex posed layer to simultaneously form the emitter elec trode of the negative differential resistance element and the Schottky gate electrode of the FET, respectively.
Further, the base electrode of the differential nega tive resistance element and the source and drain elec trodes of the FET are simultaneously made from the same conductive material and are arranged so as to be directly or indirectly brought into ohmic contact with the base layer. The present invention enables the monolithic integra tion of the differential negative resistance element and the FET with a rational and easy constitution, and as a result, a semiconductor integrated circuit device having a high performance and a high integrity is realized.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be more apparent from the description of the preferable embodiments set forth below, with reference to the accompanying drawings, FIGS. 9A and 9B are energy band diagrams of the SBFET (in a nonbiased or biased condition) of the de vice according to the present invention;
FIG. 10A is an energy diagram of the RHET (in a nonbiased condition) of the device in which a two-di mensional electron gas is generated;
FIGS. 10B and 10C are energy band diagrams of the heterojunction type FET (in a nonbiased or biased con dition) of the device in which the two-dimensional elec tron gas is generated; As shown in FIG. 5A , the semiconductor layers shown in Table 2 are successively formed on a semiin sulating GaAs substrate 1 by, e.g., a molecular beam epitaxial growth method. In this example, the emitter layer 6 has a triplelayer structure, in which the thin AlGaAs layer 6b serves as a stopper against etching in an etching step described hereinafter. Depending on the thickness of the lower emitter layer 6a, it is possible to foam an SBFET deple tion type (normally-on type). element or an enhance ment type (normally-off type) element. As the lower emitter layer 6a has a thinner thickness, the SBFET becomes an enhancement type element.
In FIG. 5A , "A" represents the region in which the RHET (resonant tunneling hot electron transistor) is formed, and 'B' represents the region in which the SBFET (Schottky barrier type field effect transistor) is formed.
As shown in FIG. 5B , an isolation region 8 for insu lating elements from each other is formed by selectively injecting ions, such as boron (B), oxygen (O), or the like into the obtained semiconductor body by an ion-implan tation process. It is possible to achieve isolation by 5,294,566 5 forming a V (or U)-shaped groove filled with an insula tor, or by a mesa-etching process.
The RHET forming region "A' is covered with a mask 16 (FIG. 5B) of, for example, SiO2 or the like, and an etching process is carried out under a reactive ion etching method using an etching gas (e.g., CCl2F2 gas), to selectively remove then-IngaAs contact layer 7 and the n-GaAs upper emitter layer 6c in the SBFET forming region B and the isolation region 8. The i AlGaAs middle emitter layer 6b can inhibit the etching process, since the AlGaAs has a much slower etching rate than that of GaAs.
As shown in FIG. 5C , after removal of the mask, a conductive material (e.g., WSi) is deposited on the whole surface by a sputtering method to form a conduc tive layer having a thickness of about 400 nm, and then the conductive (WSi) layer is patterned by a suitable etching method to form an emitter electrode 11 of the RHET and a gate electrode 14 of the SBFET. At this time, the emitter electrode 11 has an ohmic contact with n-InGaAs contact layer 7 which is smaller band gap and higher doped layer than n-AlGaAs layer 6b, and the gate electrode 14 has a Schottky contact with the n GaAs layer 6a.
As shown in FIG. 5D , the n-InCaAs contact layer 7 and the n-GaAs upper emitter layer 6c in the RHET forming region "A" are selectively removed by the reactive-ion etching method. In this etching step, a suitable mask (not shown) is formed to cover the ex posed surface except for the RHET forming region 'A'. The emitter electrode 11 serves as a mask and the AlGaAs middle emitter layer 6b serves as a stopper.
Next, a base electrode 12 of the RHET and source and drain electrodes 15 of the SBFET element are formed on the AlGaA middle emitter layer 6b or the GaAs lower emitter layer 6aby, for example, using gold germanium/gold (AuCe/Au) in accordance with a conventional lift-off process. The AlGaAs middle emit ter layer 6b is very thin and can be easily removed by a suitable etching method.
As shown in FIG. 5E , a suitable etching process is carried out outside the base electrode 12, until the n GaAs collector layer 2 is exposed to a hole for a collec tor electrode 3. The collector electrode 13 of AuCie MAu or the like is formed on the exposed surface of the collector layer 2 by a lift-off process. Next, a heat treatment, for example, at 450 C. for about 30 seconds, is performed, to alloy the AuGe and the semiconductor body, with the result that alloyed regions 12A, 13A, and 15A are formed under the base electrode 12, the collector electrode 13, and the source and drain electrodes 15, respectively. These alloyed regions 12A and 15A reach the n-GaAs base layer 4 and electrically connect the base electrode 12 and the source and drain electrodes 15 to the base layer 4, but do not reach the n-GaAs collector layer 2. Accord ingly, a seniconductor integrated circuit device com prising the RHET and the SBFET (FIGS. 4 and 5E) is produced. The device has good characteristics equiva lent to those of an integrated circuit comprising an RHET and an SBFET which are produced indepen dently and connected with wires. Where a logic circuit is constituted by using the RHET's and SBFET's of the seniconductor circuit device according to the present invention, an intended operation of the logic circuit is satisfactorily achieved. The process for producing this semiconductor inte grated circuit device is the same as that used in Example 1 except for the following.
(a) After the epitaxial formation of the semiconductor layers 2 to 7, a V-shaped groove is formed by aniso tropic etching and is filled with an insulator 17, such as SiO2 and polycrystalline silicon, instead of the ion implantation step for the isolation. Example 3 It is possible to form a heterojunction type FET using a two-dimensional electron gas (2DEG), instead of the SBFET of the semiconductor integrated circuit device of Examples 1 and 2. In this case, a multilayer structure of semiconductor layers epitaxially grown on a semiin sulating GaAs substrate is substantially the same as that of Example 1, except that the collector barrier layer 3 of the RHET is formed of n-AlGaAs (instead of the i AlGaAs of Example 1) and the base layer 4 of the RHET is formed of i-GaAs (instead of the n-GaAs of Example 1). Therefore, the n-AlGaAs collector barrier layer 3 serves as an electron supplying layer and the 2DEG is generated in the i-GaAs base layer 4.
In this case, semiconductor layers as shown in Table   3 are successively epitaxially formed on the semiinsulat ing GaAs substrate 1. The semiconductor integrated circuit device com prising the RHET and the heterojunction type FET is produced in a similar manner to the process used in i.e., a negative voltage Vois applied to the gate). In this case, since the heterojunction type FET is a normally ON (depletion) type, in the biased state a depletion layer is generated in the channel layer 4 (i.e., i-GaAs base layer) to make it OFF. It is possible to produce a nor mally-OFF (enhancement) type FET, in accordance with the n-GaAs lower emitter layer (i.e., contact layer of the FET) 6a. The FET is operated at a high speed by the 2DEG, and the RHET has an increased gain and an increased operating speed, since a low base resistance is maintained and the base layer thickness is thin. Example 4 It is possible to produce a semiconductor integrated circuit device comprising the SBFET and a resonant tunneling bipolar transistor (RBT) having a negative differential resistance element, instead of the RHET.
As shown in FIG. 11A , semiconductor layers as shown in Table 4 are successively formed on a semiin sulating GaAs substrate 31 by a molecular beam epitax ial growth method. In the RBT forming region "C" the contact layer 37 is covered with a mask (not shown) formed of SiO2 or the like and having a size slightly larger than an emitter electrode 41, and the contact layer 37, emitter layer 36, and emitter barrier layer a resist pattern (not shown) having openings for an emitter electrode and a gate electrode is applied over the entire surface, a conductive material (e.g., WSi) is deposited by a sputtering method, and the resist pattern is removed to form an emitter electrode 41 on the contact layer 37 and a gate electrode 44 on the base layer 34, at the same time. For the formation of a collec tor electrode, another resist pattern is applied over the entire surface, and the base layer 34 and an upper por tion of the collector layer 32 are selectively removed by an etching process. Next, another resist pattern having openings for electrodes is applied over the entire sur face, another conductive material (e.g., Auge/Au) is deposited by a vacuum deposition process, and the resist pattern is removed to form a base electrode 42, a source electrode 45s, and a drain electrode 45d on the p-GaAs layer 34 and a collector electrode 43 on the n-GaAs collector layer 32, at the same time. Thus the semiconductor integrated circuit device (FIG. 11B) comprising the RBT and the SBFET is obtained.
The energy When a positive voltage (VG) is applied to the gate, a depletion layer is generated in the channel layer to make the SBFET OFF. At the switching the existence of the n-GaAs collector layer 32 under the channel layer 34 of the SBFET, and the barrier action thereof, provided improved threshold voltage (V,h) characteristics of the SBFET. As described above, according to the present invention, the monolithic integration of the negative differential resistance element and the field effect tran sistor can be rationally and easily accomplished. There fore, in constituting a logic circuit or the like, both the element and transistor can be optionally selected, and thus a remarkable decrease in the number of elements used and a shortening of the time lag can be realized. It will be obvious that the present invention is not re stricted to the above-mentioned embodiments and that many variations are possible for persons skilled in the art without departing from the scope of the invention. using the same conductive material to simultaneously form emitter electrode of said negative differential resistance element being in ohmic contact with the top layer of said semiconductor layers in the unre moved region and a gate electrode of said field effect transistor being in Schottky contact with one 5,294,566 of said semiconductor layers exposed by said selec tive removal; and using another same conductive material to simulta neously form a base electrode of said negative dif ferential resistance element and a source electrode and a drain electrode of said field effect transistor being in electrical connection with said exposed layer of said semiconductor layers.
2. A method according to claim 1, wherein a seniin sulating GaAs substrate is used as said semiconductor substrate, an n-GaAs collector layer, an i-AlGaAs col lector barrier layer, an n-GaAs base layer, an i-AlGaAs Mi-GaAs/i-AlGaAs multilayer emitter barrier layer hav ing a resonant tunneling barrier structure, an n-GaAs emitter layer and an n-InCaAs emitter contact layer are successively epitaxially grown on the substrate as said semiconductor layers for said negative differential resis tance element and for said field effect transistor, the n-IngaAs emitter contact layer and a portion of the n-GaAs emitter layer are selectively removed by etch ing, and said gate electrode is then formed on the re maining portion of said emitter layer.
3. A method according to claim 1, wherein a semiin sulating GaAs substrate is used as said semiconductor substrate, an n-GaAs collector layer, an n-AlGaAs col lector barrier layer, an i-GaAs base layer, an i-AlGaAs /i-GaAs/i-AlGaAs multilayer emitter barrier layer hav ing a resonant tunneling barrier structure, an n-GaAs emitter layer and an n-InGaAs emitter contact layer are successively epitaxially grown on the substrate as said semiconductor layers for said negative differential resis tance element, and for said field effect transistor, the n-InGaAs emitter contact layer and a portion of the n-GaAs emitter layer are selectively removed by etch ing, and said gate electrode is then formed on the re maining portion of said emitter layer. 4. A method according to claim 1, wherein a semiin sulating GaAs substrate is used as said semiconductor substrate, an n-GaAs collector layer, a p-GaAs base layer, an i-AlGaAs/i-GaAs/i-AlGaAs multilayer emit ter barrier layer having a resonant tunneling barrier structure, an n-AlGaAs emitter layer and an n-Inga As emitter contact layer are successively epitaxially grown on the substrate as said semiconductor layers for said negative differential resistance element and for said field effect transistor, the n-InGaAs emitter contact layer, the n-GaAs emitter layer and the multilayer emitter barrier layer are selectively removed by etching, and said gate electrode is then formed on the p-GaAs base layer.
5. A method of producing a semiconductor inte grated circuit device composed of a negative differen tial resistance element and a field effect transistor which are formed on the same semiconductor substrate, a base layer of said negative differential resistance element and a channel layer of said field effect transistor being formed as the same epitaxial layer, said method com prising the steps of: epitaxially growing semiconductor layers on said semiconductor substrate; selectively removing portions of said semiconductor layers; using the same conductive material to simultaneously form an emitter electrode of said negative differen tial resistance element being in ohmic contact with the top layer of said semiconductor layers in the unremoved region and a gate electrode of said field effect transistor being in Schottky contact with one of said semiconductor layers exposed by said selec tive removal; and forming a drain electrode of said field effect transistor being in ohmic contact with said exposed layer of said semiconductor layers. s x
